Funvizeo logo
  • Contents
      • Back
      • Verilog
      • SystemVerilog
      • UVM
      • Digital Basics
      • Verification
Most Popular
Verification
  Testbench Evolution
  Constraint Random Verification
  Verification Techniques
  Verification Plan
  Code Coverage

Verilog
  Data Types
  Basic Constructs
  Behavioral Modeling
  Gate Modeling
  Simulation Basics
  Design Examples
  Interview Questions

SystemVerilog
  Data Types
  Class
  Interface
  Constraints and more!
  Testbench Examples
  Interview Questions

UVM
  Sequences
  Testbench Components
  TLM Tutorial
  Register Model Tutorial
  Testbench Examples
  Interview Questions

Digital Fundamentals
  Binary Arithmetic
  Boolean Logic
  Karnaugh Maps
  Combinational Logic
  Sequential Logic

Standard Delay Format (SDF)

  1. What is SDF ?

What is SDF ?

Standard Delay Format (SDF) is an IEEE standard (IEEE 1497) used extensively in electronic design automation (EDA) for representing timing information associated with digital circuits. It is in ASCII format and includes path and interconnect delays and timing constraint checks.

Read more: Standard Delay Format (SDF)

Verilog Timing Checks

  1. What are timing checks ?

What are timing checks ?

Timing checks in digital design are critical for ensuring that a circuit meets its specified timing requirements. They help verify that signals propagate through the circuit within the allowed time constraints, preventing issues such as setup and hold time violations.

sta-timing

Timing checks must be placed inside a specify block in a Verilog module.


specify
  // Timing check statements
endspecify

Read more: Verilog Timing Checks

Verilog Conversion Functions

  1. $rtoi

In Verilog, conversion functions are used to convert data between different formats, specifically between integers, real numbers, and bit representations. These functions facilitate the manipulation and representation of data types within a simulation environment.

$rtoi

Converts a real number to an integer. This function is used when you want to truncate the fractional part of a real number and obtain its integer representation.


integer     $rtoi(real_val);   // For example, 192.15 becomes 192

Read more: Verilog Conversion Functions

Verilog Strength

  1. Charge Strength

In Verilog, the strength of driving a net refers to the relative power or capability of a driver to influence the value of a net.

Two types of strengths can be specified in a net declaration

Charge Strength

Charge strength is specifically used with trireg nets to model charge storage. It indicates the relative size of the capacitance associated with the net indicated by either small, medium or large.

Read more: Verilog Strength

Verilog Stack or LIFO

  1. What is a stack or LIFO ?
  2. How does it work ?

What is a stack or LIFO ?

LIFO, which stands for Last In, First Out, is a data organization method commonly used in digital design and computer science. The LIFO principle dictates that the most recently added item is the first one to be removed. This concept is analogous to a stack of plates, where the last plate placed on top is the first one to be taken off.

Verilog Stack or LIFO

How does it work ?

LIFO is the fundamental principle behind the stack data structure:

  • New elements are added to the top (push operation)
  • Elements are removed from the top (pop operation)
  • The most recently added element is always at the top

Read more: Verilog Stack or LIFO

  1. Verilog Synthesis
  2. Verilog `define Macro
  3. Verilog Compiler Directives
  4. UVM Callback
  5. SystemVerilog Callback

Page 3 of 68

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
Interview Questions
  Verilog Interview Set 1
  Verilog Interview Set 2
  Verilog Interview Set 3
  Verilog Interview Set 4
  Verilog Interview Set 5

  SystemVerilog Interview Set 1
  SystemVerilog Interview Set 2
  SystemVerilog Interview Set 3
  SystemVerilog Interview Set 4
  SystemVerilog Interview Set 5

  UVM Interview Set 1
  UVM Interview Set 2
  UVM Interview Set 3
  UVM Interview Set 4
Related Topics
  Digital Fundamentals
  Verilog Tutorial

  Verification
  SystemVerilog Tutorial
  UVM Tutorial
Latest in Verilog
  • Verilog $random
  • Verilog VCD Dump
  • Verilog VCD
  • Verilog Namespace
  • Verilog $stop $finish
Latest in SystemVerilog
  • SystemVerilog `define Macro
  • SystemVerilog Callback
  • SystemVerilog Interview Questions Set 10
  • SystemVerilog Interview Questions Set 9
  • SystemVerilog Interview Questions Set 8
Latest in UVM
  • UVM Callback
  • UVM Singleton Object
  • UVM Component [uvm_component]
  • UVM Object [uvm_object]
  • UVM Root [uvm_root]
© 2025 Funvizeo
Terms and Conditions